Profil professionnel
Vue d'ensemble
Expérience
Formation
Compétences
Websites
Informations complémentaires
Langues
Chronologie
Generic

Guillaume Guirleo

Senior Process Integration Engineer
Marseille

Profil professionnel

Materials science PhD with over 15 years of experience in the semiconductor industry, specializing in process integration, technology development, and industrial transfer for advanced nodes (40 nm, 130 nm). Strong expertise in yield improvement, flow definition, parametric test analysis, and cross‑functional coordination with design, R&D, production, and quality teams. Since 2023, also responsible for the operational management of photovoltaic power plants, strengthening my skills in technical supervision, performance monitoring, and field operations.

Vue d'ensemble

20
20
years of professional experience
4
4
years of post-secondary education

Expérience

Operations Manager – Photovoltaic Plants

CVE SOLAR
Marseille
2022.10 - Actuel
  • Lead the operation of solar power plants across France (ground‑mounted and rooftop, LV and MV).
  • Manage and coordinate a team of 6 operation managers, ensuring efficient task allocation and high‑quality execution.
  • Monitor performance, analyze production data, and optimize energy yield.
  • Coordinate maintenance activities and manage external contractors.
  • Implement continuous improvement actions to enhance reliability and operational efficiency.
  • Contribute to the structuring and standardization of operational processes.

Technology leader & Transfer specialist

STMicroelectronics
Crolles & Rousset
2008.04 - 2022.10

Technologies: 40 nm & 130 nm – Embedded Non‑Volatile Memory

  • Led the industrial transfer of the 40 nm technology to Asia, including documentation, technical support, and coordination with local teams.
  • Developed and optimized 40 nm and 130 nm embedded NVM technologies.
  • Designed test vehicles and parametric test structures; performed PT analysis and EWS monitoring.
  • Improved yield through root‑cause analysis, corrective actions, and process optimization.
  • Managed mask sets: CAD2 MASK, OPC & DRM design reviews, and process impact assessments.
  • Worked closely with design, R&D, production, quality, and reliability teams.
  • Authored technical documentation, flows, reports, and executive summaries.

Process Integration Engineer – 40 nm CMOS Developm

STMicroelectronics
Crolles
2006.07 - 2008.04
  • Developed and optimized critical steps of the 40 nm CMOS process.
  • Performed data analysis, troubleshooting, and process stabilization.
  • Supported cleanroom operations and contributed to technology reviews.

Postdoctoral Researcher

CNRS, Laboratory of Photonic & nanostructures
Marcoussis
2003.09 - 2005.08
  • Developed and characterized GaAs/AlOx micro‑disks for single‑photon emission.
  • Conducted advanced experimental work in nanophotonics and optical characterization.

Teaching & Research Associate (ATER)

University Toulon et du Var
Toulon
2002.09 - 2003.08
  • Developed and characterized VO₂ and CeO₂ thin films.
  • Taught materials science and conducted research in optoelectronic materials.

Formation

PhD - Materials Science

Aix-Marseille University
Marseille
1999.09 - 2002.12

Master’s Degree (DEA) - Materials Science

Aix‑Marseille University
Marseille
1998.09 - 1999.06

Compétences

  • Full integration of 40 nm / 130 nm technologies
  • Cleanroom process support
  • Flow definition, IUI (Crolles300)
  • Test vehicle design, PT structures, EWS monitoring
  • Yield improvement & root‑cause analysis
  • Lithography, etch, deposition (CVD/MBE), CMP
  • CAD2 MASK, OPC
  • Statistical analysis, SPC, DOE, 8D
  • Cross‑functional coordination (design, R&D, production)
  • Planning, reporting, risk management
  • Negotiation, mediation, decision‑making
  • Meeting facilitation & technical presentations

Informations complémentaires

  • Certified First Aid Trainer (SST)
  • Trail running (OM Athlétisme)

Langues

Anglais
Opérationnel

Chronologie

Operations Manager – Photovoltaic Plants

CVE SOLAR
2022.10 - Actuel

Technology leader & Transfer specialist

STMicroelectronics
2008.04 - 2022.10

Process Integration Engineer – 40 nm CMOS Developm

STMicroelectronics
2006.07 - 2008.04

Postdoctoral Researcher

CNRS, Laboratory of Photonic & nanostructures
2003.09 - 2005.08

Teaching & Research Associate (ATER)

University Toulon et du Var
2002.09 - 2003.08

PhD - Materials Science

Aix-Marseille University
1999.09 - 2002.12

Master’s Degree (DEA) - Materials Science

Aix‑Marseille University
1998.09 - 1999.06
Guillaume GuirleoSenior Process Integration Engineer